



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/010,132	12/06/2001	Yuanlong Wang	MS-01CXT0161M	4787	
7590 10/20/2004			EXAM	EXAMINER	
Jake J'maev			KNOLL, CLIFFORD H		
12616 Lewis Av Chino, CA 91		•	ART UNIT	PAPER NUMBER	
Chino, Cri 71710			2112		

DATE MAILED: 10/20/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)				
Office Action Commons	10/010,132	WANG ET AL.				
Office Action Summary	Examiner	Art Unit				
	Clifford H Knoll	2112				
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep. If NO period for reply is specified above, the maximum statutory period. Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on <u>28 July 2004</u> .						
2a)⊠ This action is FINAL . 2b)☐ Thi	s action is non-final.					
Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) ⊠ Claim(s) <u>1-19</u> is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-19</u> is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/	awn from consideration.					
Application Papers						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the E	• • • • • • • • • • • • • • • • • • • •	•				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority documer application from the International Burea * See the attached detailed Office action for a list	nts have been received. Its have been received in Applicationity documents have been received in Applicationity documents have been received in the contract of the contract	ion No ed in this National Stage				
Attachment(s)	. 5					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 	′ 4) ☐ Interview Summary Paper No(s)/Mail D					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date	—	Patent Application (PTO-152)				

Art Unit: 2112

DETAILED ACTION

This Office Action is responsive to communication filed 7/28/2004. Currently claims 1-19 are pending.

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claim Rejections - 35 USC § 102

Claims 1-19 are rejected under 35 U.S.C. 102(e) as being anticipated by Pekkala (US 2002/0172195).

Regarding claim 1, Pekkala discloses converting native bus signals from a first computer module to a first point-to-point interface, conveying the bus signals using the first point-to-point interface to a bus emulator (e.g., paragraph [0166]), conveying the bus signals from the bus emulator using a second point-to-point interface to a second computer module, and converting the bus signals received at the second computer to a native form (e.g., paragraph [0169]).

Regarding claim 2, Pekkala also discloses monitoring the native bus signals in order to identify the beginning of a data transfer cycle, and accepting data and address signals from the native bus and serializing these (e.g., paragraph [0008]), together with an indication of the type of transfer identified (e.g., paragraph [0166]).

Art Unit: 2112

Regarding claim 3, Pekkala also discloses receiving the bus signals from the first point-to-point interface in the bus emulator; translating the first point-to-point interface received in the bus emulator to a bus structure internal to the bus emulator; conveying the bus signals received in the bus emulator by way of the first point-to-point interface onto said bus structure (e.g., paragraph [0166]); and translating the bus signals carried on said bus structure to a second point-to-point interface (e.g., paragraph [0055]).

Regarding claim 4, Pekkala also discloses granting said bus structure to the first point-to-point interface if said bus structure is available; and propagating the bus signals translated from the first point-to-point interface onto the bus structure if the bus structure is granted to said first point-to-point interface (e.g., paragraph [0150]).

Regarding claim 5, Pekkala discloses plurality of point-to-point interface units comprising a computer module interface and a point-to-point interface; plurality of computer modules connected to the computer module interface of the plurality of point-to-point interface units; and bus emulator connected to the point-to-point interface of the plurality of point-to-point interface units (e.g., paragraph [0055]).

Regarding claim 6, Pekkala also discloses the point-to-point interface units comprise parallel-to-serial conversion units that operate upon detecting the beginning of a data transfer cycle presented to the computer module interface (e.g., paragraph [0008]), and wherein the parallel-to-serial conversion units accept a data field and an address field and a cycle-type indicator from the computer module interface (e.g., paragraph [0166]).

Art Unit: 2112

Regarding claim 7, Pekkala also discloses the plurality of point-to-point interface units comprise high-current parallel drivers (e.g., paragraph [0010], "multiple IB channel adapters") capable of propagating data, address and data transfer cycle requests (e.g., paragraph [0166]).

Regarding claim 8, Pekkala also discloses the plurality of point-to-point interfaces interconnected by an internal bus (e.g., paragraph [0009]).

Regarding claim 9, Pekkala also discloses the arbiter for granting access to the internal bus to one of the plurality of point-to-point interfaces (e.g., paragraph [0150]).

Regarding claim 10, Pekkala also discloses a cascade port that connects to the internal bus and can be used to extend the length of the internal bus (e.g., paragraph [0010]).

Regarding claim 11, Pekkala discloses a point-to-point interface (e.g., paragraph [0008]).

Regarding claim 12, Pekkala also discloses parallel-to-serial conversion unit that operate upon detecting the beginning of a data transfer cycle presented to the computer module interface (e.g., paragraph [0008]), and wherein the parallel-to-serial conversion units accept a data field and an address field and a cycle-type indicator from the computer module interface and delivers a serial output comprising a data transfer cycle to the point-to-point interface (e.g., paragraph [0166]).

Regarding claim 13, Pekkala also discloses the point-to-point interface comprises high-current parallel drivers capable of propagating data, address and data transfer cycle requests (e.g., paragraph [0010]).

Art Unit: 2112

Regarding claim 14, Pekkala discloses a computer module interface and a point-to-point interface (e.g., paragraph [0009]).

Regarding claim 15, Pekkala also discloses parallel-to-serial conversion unit that operate upon detecting the beginning of a data transfer cycle presented to the computer module interface (e.g., paragraph [0008]), and wherein the parallel-to-serial conversion units accept a data field and an address field and a cycle-type indicator from the computer module interface and delivers a serial output comprising a data transfer cycle to the point-to-point interface (e.g., paragraph [0166]).

Regarding claim 16, Pekkala also discloses the plurality of point-to-point interface units comprise high-current parallel drivers capable of propagating data, address and data transfer cycle requests (e.g., paragraph [0010]).

Regarding claim 17, Pekkala discloses an internal bus; and plurality of point-to-point interfaces interconnected by the internal bus (e.g., paragraph [0008], "IBA").

Regarding claim 18, Pekkala also discloses an arbiter for granting access to the internal bus to one of the plurality of point-to-point interfaces (e.g., paragraph [0150]).

Regarding claim 19, Pekkala also discloses a cascade port connected to the internal bus and can be used to extend the length of the internal bus (e.g., paragraph [0010]).

Art Unit: 2112

Response to Arguments

Applicant's arguments filed 7/28/2004 have been fully considered but they are not persuasive.

Regarding claims 1-19, Applicant argues that the claimed invention "each pointto-point link interfaces to a bus emulator, which is distinct from Pekkala's "transaction switch" (p. 7). Applicant argues that "each local bus is converted to a point-to-point link. Each point-to-point link is communicatively coupled to the bus emulator. The bus emulator, as described by Applicant on Page 9, Lines 9-12) includes an internal bus with which all point-to-point interfaces are communicatively coupled to. As such, the internal bus is a bus where only one transfer can be accommodated at any given time" (pp. 7-8). However, this feature of the claimed bus emulator are not positively recited in the claims. The cited passages supra make clear that Pekkala's "transaction switch" can be interpreted as a bus emulator. To emulate is to "represent a system by a model that accepts the same inputs and produces the same outputs as the system represented " (from The Authoritative dictionary of IEEE standard terms). In Pekkala, the transaction switch converts native PCI signals from origin to destination and thereby functions as a bus emulator. Any argument for a distinction finds no support in the claims.

Applicant further argues that Pekkala's transaction switch "provides multiple data paths that can be used concurrently to pass transactions from port to port... more akin to a network switch than it is to a computer bus.... As Applicant claims, the bus

emulator is a bus that can have contention as different point-to-point interfaces vie for access to the bus" (p. 8); however the claimed invention does not recite in a manner to exclude the multiple data paths found in Pekkala. Pekkala is cited feature by feature against the claimed invention in the rejection maintained supra.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Clifford H Knoll whose telephone number is 571-272-3636. The examiner can normally be reached on M-F 0630-1500.

Application/Control Number: 10/010,132 Page 8

Art Unit: 2112

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Marco Pares

chk

Khanh Dang Primary Examiner